

Joachim Fröhlich, Sylvia Jell and Andreas Ulrich

Applying TDL to describe tests of a distributed RT control system

Unrestricted © Siemens AG 2014. All rights reserved

RACE: Project objectives

- Platform of distributed, redundant nodes for fail-operational functions
- Centralized platform core reduces complexity and requires less control units
- More functionality realized in software
- Plug & play for new features, components, nodes, e.g. Adaptive Cruise Control
- Improved approval capability of the ICT architecture

Test of safety services in hard-real-time without side-effects, early on in development



Robust and reliant automotive computing environment for future eCars







Approach: Distributed system of redundant, testable nodes running time-triggered

Time-triggered execution of nodes of the RACE platform

- Platform core of several XCCs of 2 redundant lanes (X = 2)
- Platform services and applications run periodically in 10ms cycles
- Data flows between component functions in defined order
- 100 Mbit/s Ethernet for communication, synchronized clocks
- Use of synchronous dataflow programming and testing





Vehicle Control Computer (VCC)



Approach: Distributed system of redundant, testable nodes running time-triggered

Time-triggered execution of nodes of the RACE platform

- Platform core of several XCCs of 2 redundant lanes (X = 2)
- Platform services and applications run periodically in 10ms cycles
- Data flows between component functions in defined order
- 100 Mbit/s Ethernet for communication, synchronized clocks
- Use of synchronous dataflow programming and testing

Test probes (SW/HW) seamlessly built-in in each node

- Run in an reserved time-slot at the end of each cycle
- Observe states and signals (SUT output)
- Manipulate states and signals (test stimulus)
- Seed data and inject faults (test stimulus)
- Common controlling and coordinating tester: RT-Linux
- Dedicated, fast p2p communication links (Eth)
- Interactive test HMI on separate machine







How to specify and document tests?

The need for a test description language

- Specification in a programming language, e.g. C?
 - (+) Directly executable
 - (-) Lost in details; what shall be tested?
- Specification in a graphical language, e.g. standard UML?
 - (+) Good to capture high-level overview
 - (-) Various semantics, tool dependent; mostly considered as artwork
- · Reality: Mostly plain text; use of MS Word or Excel or Adobe PDF







Unrestricted © Siemens AG 2014. All rights reserved

Test descriptions in RACE – Expression of domain concepts by extending UML sequence diagrams

Example test "XCC lane boots up in max. N cycles"



📓 Terminal - race@fiero: ~/rte-src/build/multiProcessAuto_Linux_Relea 🔶 🚊 🛛 🗙
File Edit View Terminal Go Help
race@fiero: ~/rte-src X race@fiero: ~/rte-src/build/multiPr X
target/run dcc1Atest=1,101 grep TstPrb
TstPrb : cycle @1: Port[9.0.0 = 589824] = 1
TstPrb : cycle @2: Port[9.0.0 = 589824] = 9
TstPrb : cycle @3: Port[9.0.0 = 589824] = 10
TstPrb : cycle @4: Port[9.0.0 = 589824] = 10
TstPrb : cycle @5: Port[9.0.0 = 589824] = 12
TstPrb : cycle @6: Port[9.0.0 = 589824] = 12
TstPrb : cycle @7: Port[9.0.0 = 589824] = 13
TstPrb : cycle @8: Port[9.0.0 = 589824] = 13
TstPrb : cycle @1: Port[9.0.0 = 589824] = 14
TstPrb : cycle @2: Port[9.0.0 = 589824] = 14
TstPrb : cycle @3: Port[9.0.0 = 589824] = 11
TstPrb : cycle @4: Port[9.0.0 = 589824] = 2
TstPrb : cycle @5: Port[9.0.0 = 589824] = 16
stPrb : cycle @6: Port[9.0.0 = 589824] = 3
IstPrb : cycle @/: Port[9.0.0 = 589824] = 3
ISTPPD : Cycle @8: Port[9.0.0 = 589824] = 3
ISTPRD : Cycle @9: Port[9.0.0 = 589824] = 3
ISTPID : Cycle @10: Port[9.0.0 = 589824] = 3
ISTPRD : Cycle @11: Port[9.0.0 = 589824] = 3
[StPrb] : cycle @12: Port[9.0.0 = 589824] = 3
rstPrb : cycle @13: Port[9.0.0 = 569624] = 5
rstPrb : cycle @14: Port[9.0.0 = 589824] = 3
rstPrb : cycle @15: Port[9.0.0 = 589824] = 3
[stPrh] : cycle @17: Port[9.0.0 = 589824] = 3
[stPrb : $cycle @18: Port[9.0.0 = 589824] = 3$
[stPrb] : cycle @19: Port[9.0.0 = 589824] = 3
[stPrb : cvcle @20: Port[9.0.0 = 589824] = 3
<pre>IstPrb : cvcle @21: Port[9.0.0 = 589824] = 3</pre>
TstPrb : cycle @22: Port[9.0.0 = 589824] = 3
TstPrb : cycle @23: Port[9.0.0 = 589824] = 3
TstPrb : cycle @24: Port[9.0.0 = 589824] = 3
TstPrb : cycle @25: Port[9.0.0 = 589824] = 3
TstPrb : cycle @26: Port[9.0.0 = 589824] = 3
TetDeb : cuclo 007: Doct10 0 0 - 5000041 - 0
1) Periodic execution in cycles
2) 9.0.0 addresses a node's state variab

SIEMENS

3) State 3 denotes "normal operation"

Unrestricted © Siemens AG 2014. All rights reserved



Progressing beyond illustrative UML specifications

The standardized ETSI Test Description Language (TDL)

TDL offers

- Separation of test specification from test implementation
- Single, concise and comprehensive language on testing
- Support of black-box testing in different application domains
- Adjustable to stakeholders; multiple syntaxes

TDL as the latest evolutionary step in test automation

Test language, capturing all test concepts in one language

Keyword-driven testing, keywords embedded in (natural) language

Data-driven testing, separation of test scripts and data

Functional decomposition, test frameworks

Test automation

Page 7

TDL abstract syntax, ES 203119-1 TDL graphical syntax, ES 203119-2 TDL exchange format, ES 203119-3

Finding abstractions to capture domain concepts is key for designing a good test description language

Abstractions for the time-triggered system in RACE and mapping to TDL concepts



- In/out signals of the SUT == data exchanged with the environment \rightarrow TDL interactions
 - Trigger signal == an expected signal is eventually output
- **Cycle** == behavior, in which signals are processed (in any order) \rightarrow TDL compound behavior
 - **Interval** == behavior, which covers more than one cycle, bound to trigger signals
- Step == structural element of a test description, contains cycles, intervals
- Not all abstractions in RACE have fitting TDL representations \rightarrow use of TDL annotations

SIEMENS



Building the RACE test language from TDL

Tooling for TDL – From abstract syntax to concrete syntax

EMFText Eclipse Plug-In (<u>http://www.emftext.org</u>)



- Starting point: existing TDL abstract syntax (from ETSI website)
- Generation of a first concrete syntax (in EBNF) from the TDL abstract syntax using EMFText
- Adaptation of generated concrete syntax according to domain requirements
 - Deletion of unneeded features
 - Introduction of domain concepts as keywords
 e.g. RACE signal → TDL interaction, RACE cycle → TDL compound behavior
 - Further simplification of syntax, optimization
 - Decide about the general language design e.g. use special symbols such as {, }, ;
- EMFText supports the generation of an Eclipse-integrated editor
 - Fully fledged editor with syntax-highlighting, code completion etc.



The textual RACE test language derived from TDL and supported by an Eclipse built-in editor





Graphical illustration of the test

SIEMENS



Conclusions – TDL enables design of domainspecific test languages

TDL is a tool-independent approach to provide means for testing

- Design, implementation of textual domain-specific (test) languages
 - Well supported by existing technologies (EMFText, Xtext)
 - Within Eclipse
- Graphical test languages
 - Highly desirable by testers and non-testers for easy visualization
 - Much harder to get tool support

Recommendations on improving user acceptance for TDL

- Enable a quick start Provide a TDL reference syntax and implementation
- Tap the potentials of UML editors → UML profile for TDL?
 - Support for graphical notations
 - Easier integration into the development lifecycle process
- Creation of a TDL user group?
 - Exchange forum
 - Social platform

SIEMENS



Outlook: A scalable TDL-based tool architecture

Exchangeable and reusable tool components; adjusted to specific demands





Acknowledgements

Siemens AG acknowledges partial funding of this activity from the ARTEMIS Joint Undertaking, grant agreement no. 269335 (MBAT) and the German BMBF.

In addition, Siemens AG acknowledges partial funding of this activity within the RACE project from the German Federal Ministry for Economic Affairs and Energy (BMWi).

SIEMENS

Contact



Joachim Fröhlich Sylvia Jell Andreas Ulrich

Siemens AG Corporate Technology

Otto-Hahn-Ring 6 81739 München Germany

E-mail: andreas.ulrich@siemens.com

Internet: www.siemens.com/innovation